Final passivation planarization is achieved by optimizing the stack height and trench width for technologies that are sensitive to passivation planarization like image sensor processes. Deposition profiles obtained by using our topography simulator elsa (Enhanced Level Set Applications) predict a range of trench width, stack height, and the thickness of the deposited layers which lead to a sufficient planarization margin. Furthermore, these predictions enable design of trenches with a sufficient side wall and bottom coverage in order to guarantee a proper moisture seal.
Introduction
Planarized final passivation is required for technologies like image sensor processes. A typical passivation stack in ic chips is a layer of SiO 2 from pecvd (Plasma Enhanced Chemical Vapor Deposition) teos (Tetraethoxysilane) covered by a layer of pecvd Si 3 N 4 . Our objective is to achieve planarized passivation in the presence of deep trenches that serve as moisture barrier (cf. Figure 1a) or topmost metal topography (cf. Figure 1b) . Planarization of a moisture seal Si 3 N 4 layer can be achieved by optimizing the trench width and taking advantage of the pecvd breadloafing characteristic. Planarization of a teos process on top metal topography can be achieved by depositing a thick layer of silicon dioxide from teos, which then is planarized by International Conference on Nanoscience and Technology (ICN&T 2006) cmp (Chemical Mechanical Planarization) down to an optimized thickness. Such an optimization requires a topography simulator for predicting profiles of these deposition processes. The topography simulator elsa developed at our institute is based on a level set method [1] for tracking moving boundaries in two and three dimensions. elsa is capable of handling different deposition and etching models and has been proven for different semiconductor manufacturing processes [2] [3] [4] [5] .
The geometrical parameters of investigations
The geometrical parameters considered for investigations are divided into two different sets. The first set consists of 45 cases for the deposition of silicon nitride with the following geometrical parameters D, H, and T (cf. Figure 2 ) that stand for trench width, trench height, and the thickness of the deposited layer, respectively: The process conditions of the deposition of silicon nitride and silicon dioxide were the same as those investigated in [2] and [3] , respectively. Therefore, the parameters extracted during those two investigations are also used by our new investigations. The actual optimization has been performed using the optimization and calibration tool siesta (Simulation Environment for Semiconductor Technology Analysis) [6] developed at our institute.
The goals of simulations
The goals of the simulations are: First, optimizing the trench width such that after Si 3 N 4 deposition and breadloafing, the trench top closes completely, while sufficient bottom and sidewall coverage is obtained. Second, assuming 1µm silicon dioxide is deposited from teos and polished down to 0.3µm, optimizing the trench width and height such that a sufficient planarization margin (cf. Figure 3 ) larger than the cmp process variation is obtained. In the following sections the simulation results are discussed. Table 1 presents a part of the simulation results, namely, those of the deposition of silicon nitride into different trenches as shown for example in Figure 4 for D = 0.5µm and D = 1µm. The tabulated results can be summarized as follows:
Results of silicon nitride deposition
• Narrowing down the trench to 1µm with the deposition of 0.9µm nitride results in a planarized topside and at least about 0.3µm of side wall and 0.17µm of bottom nitride coverages (cf. Table 1 ). • Narrowing down the trench to 0.5µm with a thin nitride thickness of 0.6µm results in a planar topside with at least 0.1665µm of side wall and 0.06µm of bottom nitride coverages. Thinning down nitride to 0.3µm does not result in a planar topside where the stack height is 2µm and 3µm, respectively.
Finally, we can draw the following conclusions from the simulation results:
• A planar passivation with complete nitride sealed die edge is possible. A 1µm or lower trench width is required.
• When the trench width is reduced to 0.5µm, the topside nitride thickness can be reduced to 0.6µm, which, however, could raise reliability issues. Figure 5 shows two of 63 simulations as listed in Section 2. Based on the simulation results the planarization margins for different trench widths and heights have been calculated as shown in Figure 6 . The results can be summarized as follows:
Results of silicon dioxide deposition
• Varying the trench width does not allow voids to be completely eliminated.
• Void formation is a strong function of trench width and height. Voids are either already formed with deposition of 0.3µm silicon dioxide from teos or they will be formed as more oxide is deposited. Therefore, increasing the oxide thickness does not influence the void formation.
• By polishing down from 1µm to 0.3µm teos:
-0.3µm trench height provides sufficient planarization margin regardless of trench width (cf. Figure 6 ). -0.5µm and 0.9µm trench heights lead to a non-planar surface either by opening up voids or by incomplete removal of the dimple at spaces > 1µm (cf. Figure 6 ).
Conclusion
State of the art topography simulator was employed for deposition processes. Deposition simulation was used to optimize the features which cause non-planar final passivation deposition such as trenches and topmost metal topography. One set of simulations was used to determine the moisture seal trench width that results in a planar silicon nitride surface while maintaining sufficient bottom and side wall coverage. Another set of simulations was used to optimize trench width and height in order to provide sufficient planarization margin for the deposition of oxide from teos followed by cmp.
